

Think Silicon

ThinkLCD-ML

VGA LCD Controller

Khronos and OpenVG are trademarks of The Khronos Group, Inc.
OpenGL is a registered trademark and OpenGL|ES is a trademark of Silicon Graphics, Inc.
Rasteroid is a trademark of Hybrid Graphics Ltd.
Qt is a trademark of Nokia/Trolltech
SVG is a trademark of the World Wide Web Consortium.
PostScript, PDF and Flash are registered trademark of Adobe Systems, Inc.
Java is a registered trademark of Sun Microsystems, Inc.
All other trademarks, icons, pictures and logos, shown or mentioned in this document,
are property of their respective owners.



ThinkLCD-ML

The ThinkLCD-ML Display controller is an AMBA AHB module that can drive a VGA or LCD screen in a SoC.

Supports a configurable number of layers and image scaler per layer.

It can be easily programmed with X11 Modeline timing to support any required resolution in any step and multiple colour modes are supported.

It is a complete IP solution that includes RTL Code, elaborate testbenches, **Linux Framebuffer Kernel Drivers**.

ThinkLCD-ML is available for ASIC or FPGA and is specifically designed for optimal system performance with minimum power consumption and silicon area.

Multiple Layers

Low-gate count


Integrated Scaler

Features


Multiple Layers

- Configurable number of layers
- Blender per layer
- Optional Scaler per layer


Multiple Layers



Scaling +
blending



Display



ThinkLCD-ML

Features	System Requirements
<p>Colour Format 8 bit Palette mode, 8 bit Grayscale, 8 bit mode (332) 16 bit modes (565, 555, 444) 24/32 bit modes (888) YUV</p> <p>Output Format: Parallel RGB888/666 Serial 3 RGB888/666 Serial 4 RGBX8888/6666</p> <p>Blender: GLOBALALPHA, SRCALPHA, INVSRCALPHA, DESTALPHA, INVDESTALPHA (OpenWF)</p> <p>Scaler: Nearest Neighbour or Bilinear Filtering</p> <p>Additional Features Dithering Gamma Correction</p>	<p>Interface: 1x AHB 32-bit Master 1x AHB 32-bit Slave</p> <p>Area: ~15K gates (varies with target library and performance requirements) +10K gates per layer</p> <p>Clocking: AHB Clock Pixel Clock</p> <p>Memories: 1 dp 64x32 for DMA FIFO (configurable size) per Layer 4 tp (MaxLineSize) x 32 for DMA FIFO (configurable size) per Layer</p>

Deliverables

VGA/LCD Controller

Hardware:

Netlist or Verilog RTL source code
Synthesis Scripts
STA Scripts

Documentation:

IP Module Description
System Integration Description
Software library Description Manual

Software:

ANSI C Source code library
Linux Framebuffer /dev/fb Drivers

Testbench:

Testing displaying test patterns and compares with expected results

Contact Information

Think Silicon Ltd
Suite B8,
Patras Science Park
Platani Rion Achaias
Greece 26504

Tel: +30 2610 911543
<http://www.think-silicon.com>
info@think-silicon.com



member of the
Hellenic Semiconductor
Industry Association



Contributor
Member